


PAGE	Content
001	Block Diagram
002	System Setting
003	CPU_DISPLAY
004	CPU_DDR4
005	CPU_LPC,SPI,SMB,CLINK
006	CPU_POEWR
008	CPU_MISC,JTAG
009	CPU_CFG,RSVD
010	CPU_POWER_CAP
016	DDR4_SO-DIMM_A_REV
017	DDR4_SO-DIMM_B_STD
018	DDR4_CA_DQ_VOLTAGE
019	DDR4
020	CPU_PCH_CSI2,EMMC
021	CPU_PCH_CGPIO, LPiO, MISC
022	CPU_PCH_AUDIO,SDIO,SDXC
023	CPU_PCH_PCIE,USB,SATA
024	CPU_PCH_CLOCK SIGNALS,RTC
025	CPU_PCH_SYS_POWER
026	CPU_PCH_POEWR,GND
027	CPU_PCH_POEWR,GND
028	PCH-SPI ROM,OTH /DEBUG PORT
029	Silego_Green_CLK_Gen
030	KBC IT8995E-I28/DX
031	KBC_KB,TP,KB-light,FP
032	RST Reset Circuit
036	AUD-ALC3251
037	AUD-HEADPHONE JACK
038	AUD_SPEAKER
042	CardReader Connector
045	eDP Connector
048	HDMI-type A
050	FAN Thermal Senear
051	NGFF (KEY-M) SSD
052	USB 3.0 + 2.0 CONN
053	NGFF (KEY-E) WLAN
057	DSG Discharge
058	PRO_Protect
059	Power & WIFI & CAP LED&LID
060	DC_DC & BAT IN
064	
065	ME_Conn & Skew Hole
066	USB IO Board
067	
068	HDD B2BConnector
069	EMI
070	VGA_nVIDIA_N16V/S_PCIE
071	VGA_nVIDIA_N16V/S_FB-IF
072	VGA_nVIDIA_N16V/S_FB-GDDR5
073	VGA_nVIDIA_N16V/S_VDD
074	VGA_nVIDIA_N16V/S_DISPLAY
075	VGA_nVIDIA_N16V/S_ROM,XTAL
076	VGA_nVIDIA_N16V/S_GPIO
077	VGA_nVIDIA_N16V/S_POWER
080	PW_IMVP8 (1) (RT3601BCGQW)
081	PW_IMVP8 (2) (RT3601BCGQW)
083	PW_+1.0VSUS / +1.8VSUS
086	PW_1.2V/+VTT/+2.5
087	PW_+3VADSW/+5VSUS (RT8249C)
088	PW_LOAD SWITCH
089	PW_CHARGER(BQ24780)
090	PW_PROTECTION
091	PW_+NVVDD
093	PW_+FBVDDQ

BLOCK DIAGRAM

X507 UAR/UBR SCHEMATIC Revision1.0

Non Connected Standby



**Power**

+VCCGT

+VCCCORE

+VCCST

+VCCSA

Page 80 & 91

+1.0VSUS / +1.8VSUS

Page 83

+0.95VSG

+VCCPRIM\_CORE

Page 84

+1.2V / +VTT / +2.5V

Page 86

+3VADSW/+5VSUS

Page 87

Load Switch

Page 88

Charger

Page 89

+VDDC

Page 91

+FBVDDQ

Page 93

CPU XDP

Page 7

Discharge Circuit

Page 57

DC & BATT. Conn.

Page 60

PWM Fan

Page 50

Reset Circuit

Page 32

Skew Holes

Page 65

CPT  
GPIO

For 555 N/A

Head Add 8C

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

X5410V Change

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

For 555 N/A

PCB Trace	GPIO	Trace A/B	Signame Name	Power/Default Status	I/O/E Pin Pullup/down	Power
GPP_A0	NativeN/A	RC_128			EXT PD 10K	+3V0
GPP_A1	NativeN/A	LPC_A00				
GPP_A2	NativeN/A	LPC_A01				
GPP_A3	NativeN/A	LPC_A02				
GPP_A4	NativeN/A	LPC_A03				
GPP_A5	NativeN/A	LPC_FRAME#				
GPP_A6	NativeN/A	INT_READ#			EXT PD 10K	+3V0
GPP_A7	GPIO	PCI_INTA#			EXT PD 10K	+3V0
GPP_A8	GPIO	CLK_C000000			EXT PD 10K	+3V0
GPP_A9	NativeN/A	CLK_K00001_PCH				
GPP_A10	NativeN/A	CLK_DEB00				
GPP_A11	GPIO	N/A				
GPP_A12	GPIO	N/A				
GPP_A13	NativeN/A	GPIOB000			EXT PD 10K	+3V00
GPP_A14	NativeN/A	PC00_STAT#				
GPP_A15	NativeN/A	PC00_B00ACEN				
GPP_A16	NativeN/A	N/A (SD_LF0_SEL)			PD 4K 0K	
GPP_A17	NativeN/A	N/A (SD_P00_N00)				
GPP_A18	GPIO	N/A				
GPP_A19	GPIO	N/A				
GPP_A20	GPIO	N/A				
GPP_A21	GPIO	N/A				
GPP_A22	GPIO	N/A				
GPP_A23	GPIO	N/A				
GPP_B0	NativeN/A	N/A (V00CP000_V000)			EXT PD 10K	+3V0
GPP_B1	NativeN/A	N/A (V00CP000_V000)			EXT PD 10K	+3V0
GPP_B2	GPIO	N/A				
GPP_B3	GPIO	N/A				
GPP_B4	GPIO	N/A				
GPP_B5	NativeN/A	CR_REQ_P0#	GPIO		EXT PD 10K	+3V0
GPP_B6	NativeN/A	CR_REQ_P1#				
GPP_B7	NativeN/A	CR_REQ_P2#	SSD		EXT PD 10K	+3V0
GPP_B8	NativeN/A	CR_REQ_P3#				
GPP_B9	NativeN/A	CR_REQ_P4#				
GPP_B10	NativeN/A	CR_REQ_P5#	WLAN		EXT PD 10K	+3V0
GPP_B11	NativeN/A	MEM0_P0000 (N/A)			EXT PD 20K	+3V00
GPP_B12	NativeN/A	PC00_B1P_00_#				
GPP_B13	NativeN/A	PLT_B07#				
GPP_B14	GPIO	PC00_G00B14				
GPP_B15	NativeN/A	FP_G0P10_C0#				
GPP_B16	NativeN/A	FP_G0P10_C0#				
GPP_B17	NativeN/A	FP_G0P10_M000				
GPP_B18	NativeN/A	FP_G0P10_M001				
GPP_B19	GPIO	BF_ON/OFF# G0P11_CR_#				
GPP_B20	GPIO	GPIO_V0000#			EXT PD 10K	+3V0
GPP_B21	GPIO	GPIO_P00_CLAMP_GPIO0			EXT PD 10K	PD at GPIO
GPP_B22	GPIO	PC00_G0P0012				
GPP_B23	NativeN/A	SMGLIALEXT#			EXT PD 100K	+3V000
GPP_C0	NativeN/A	SD0_CR			EXT PD 2.0K	+3V000
GPP_C1	NativeN/A	SD00_DATA			EXT PD 2.0K	+3V000
GPP_C2	GPIO	GPIO_C2				
GPP_C3	NativeN/A	SD00_CR			EXT PD 2.0K	+3V000
GPP_C4	NativeN/A	SD00_DATA			EXT PD 2.0K	+3V000
GPP_C5	GPIO	GPIO_C5				
GPP_C6	NativeN/A	SD00_CR			EXT PD 2.0K	+3V000
GPP_C7	NativeN/A	SD00_DATA			EXT PD 2.0K	+3V000
GPP_C8	GPIO	N/A (PC00_G0P001)				
GPP_C9	GPIO	N/A (PC00_G0P001)				
GPP_C10	GPIO	N/A (PC00_G0P001)				
GPP_C11	GPIO	N/A (PC00_G0P001)				
GPP_C12	GPIO	SD000_SEL0			EXT PD 10K/ PD 10K	+3V000
GPP_C13	GPIO	SD000_SEL1			EXT PD 10K/ PD 10K	+3V000
GPP_C14	GPIO	SD000_SEL2			EXT PD 10K/ PD 10K	+3V000
GPP_C15	GPIO	FP_B07#_GPIO				
GPP_C16	GPIO	GPIO_C0000_P000000 (N/A)			EXT PD 4.7K	+3V0
GPP_C17	GPIO	GPIO_C0000_P000000 (N/A)			EXT PD 4.7K	+3V0
GPP_C18	NativeN/A	GPIO_C0000_P000000 (N/A)			PD 4.7K	+3V0
GPP_C19	NativeN/A	GPIO_C0000_P000000 (N/A)			PD 4.7K	+3V0
GPP_C20	GPIO	GPIO_P00000			EXT PD 10K	+3V0
GPP_C21	GPIO	GPIO_P00000			EXT PD 10K	+3V0
GPP_C22	GPIO	GPIO_P00000			EXT PD 10K	+3V0
GPP_C23	GPIO	GPIO_P00000			EXT PD 10K	+3V0
GPP_D0	GPIO	N/A				
GPP_D1	GPIO	N/A				
GPP_D2	GPIO	N/A				
GPP_D3	GPIO	N/A				
GPP_D4	GPIO	N/A				
GPP_D5	GPIO	SATA_000_P0000				
GPP_D6	GPIO	SATA_000_P0000				
GPP_D7	GPIO	N/A				
GPP_D8	GPIO	N/A				
GPP_D9	GPIO	PC00_LED_0			EXT PD 10K	
GPP_D10	GPIO	GPIO_C0000_ID			EXT PD 10K	
GPP_D11	GPIO	GPIO_C0000_ID			EXT PD 10K	
GPP_D12	GPIO	GPIO_C0000_P000000_ID			EXT PD 10K	
GPP_D13	GPIO	GPIO_C0000_P000000_ID			EXT PD 10K	+3V0
GPP_D14	GPIO	WLAN_LED_0				
GPP_D15	GPIO	GPIO_P00000_P000000				
GPP_D16	GPIO	FP_INT#				
GPP_D17	GPIO	N/A				
GPP_D18	GPIO	N/A				
GPP_D19	NativeN/A	N/A				
GPP_D20	NativeN/A	N/A				
GPP_D21	GPIO	N/A				
GPP_D22	GPIO	N/A				


PCB Trace	GPIO	Trace A/B	Signame Name	Power/Default Status	I/O/E Pin Pullup/down	Power
GPP_D23	GPIO	N/A				
GPP_E0	NATIVE	GPIO_C0000_P000000_ID			EXT PD 10K	+3V0
GPP_E1	NATIVE	SATA_000_P000000_ID			EXT PD 10K	+3V0
GPP_E2	NATIVE	GPIO_C0000_P000000_ID			EXT PD 10K	+3V0
GPP_E3	GPIO	N/A				
GPP_E4	NATIVE	GPIO_C0000_P000000_ID				
GPP_E5	GPIO	N/A				
GPP_E6	GPIO	SATA_000_P000000_ID				
GPP_E7	GPIO	N/A				
GPP_E8	NATIVE	PC00_DATA_1000			EXT PD 10K	+3V0
GPP_E9	GPIO	GPIO_C0000_P000000_ID			EXT PD 10K	+3V00
GPP_E10	GPIO	GPIO_C0000_P000000_ID			EXT PD 10K	+3V00
GPP_E11	GPIO	GPIO_C0000_P000000_ID			EXT PD 10K	+3V00
GPP_E12	GPIO	GPIO_C0000_P000000_ID			EXT PD 10K	+3V00
GPP_E13	GPIO	N/A				
GPP_E14	NATIVE	GPIO_C0000_P000000_ID			EXT PD 10K	+3V0
GPP_E15	GPIO	EXT_INT#			EXT PD 10K	+3V0
GPP_E16	GPIO	EXT_INT# / EXT_INT#_01			EXT PD 10K	+3V0
GPP_E17	NATIVE	GPIO_C0000_P000000_ID				
GPP_E18	GPIO	GPIO_C0000_P000000_ID				
GPP_E19	GPIO	GPIO_C0000_P000000_ID				
GPP_E20	NATIVE	GPIO_C0000_P000000_ID			EXT PD 2.0K	+3V0
GPP_E21	NATIVE	GPIO_C0000_P000000_ID			EXT PD 2.0K	+3V0
GPP_E22	GPIO	N/A				
GPP_E23	GPIO	N/A				
GPP_F0	GPIO	N/A				
GPP_F1	GPIO	N/A				
GPP_F2	GPIO	N/A				
GPP_F3	GPIO	N/A				
GPP_F4	GPIO	N/A				
GPP_F5	GPIO	N/A				
GPP_F6	GPIO	N/A				
GPP_F7	GPIO	N/A				
GPP_F8	GPIO	N/A				
GPP_F9	GPIO	N/A				
GPP_F10	GPIO	N/A				
GPP_F11	GPIO	N/A				
GPP_F12	GPIO	N/A				
GPP_F13	GPIO	N/A				
GPP_F14	GPIO	N/A				
GPP_F15	GPIO	N/A				
GPP_F16	GPIO	N/A				
GPP_F17	GPIO	N/A				
GPP_F18	GPIO	N/A				
GPP_F19	GPIO	N/A				
GPP_F20	GPIO	N/A				
GPP_F21	GPIO	N/A				
GPP_F22	GPIO	N/A				
GPP_F23	GPIO	N/A				
GPP_G0	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G1	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G2	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G3	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G4	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G5	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G6	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G7	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G8	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G9	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G10	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0
GPP_G11	NativeN/A	GPIO_C0000_P000000_ID			EXT PD 4K 0K	+3V0

	GP0A	0
	GP01	0
N/A	GP02	0
N/A	GP03	0
	GP04	1
N/A	GP05	0
	GP06	0
	GP07	0
N/A	GP08	A15_A0
	GP09	1
N/A	GP02	0
N/A	GP03	A15_P6
	GP04	1
15	GP05	1
	GP06	0
	GP07	0
	GP08	A15_S8
N/A	GP09	0
	GP0A	0
	GP0B	1
N/A	GP0C	A15_P6
	GP0D	0
	GP0E	0
N/A	GP0F	A15_L1
	GP0G	0
	GP0H	0
N/A	GP0I	A15_T7
	GP0J	0
	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
	GP0N	0
	GP0O	0
	GP0P	0
	GP0Q	0
	GP0R	0
N/A	GP0S	A15_SF
	GP0T	0
	GP0U	A15_SF
	GP0V	0
	GP0W	A15_P6
	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	A15_CT
	GP0A	0
N/A	GP0B	0
	GP0C	0
	GP0D	0
	GP0E	0
	GP0F	0
N/A	GP0G	A15_A0
	GP0H	1
	GP0I	1
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	0
N/A	GP0G	0
N/A	GP0H	0
N/A	GP0I	0
N/A	GP0J	0
N/A	GP0K	0
N/A	GP0L	0
N/A	GP0M	0
N/A	GP0N	0
N/A	GP0O	0
N/A	GP0P	0
N/A	GP0Q	0
N/A	GP0R	0
N/A	GP0S	0
N/A	GP0T	0
N/A	GP0U	0
N/A	GP0V	0
N/A	GP0W	0
N/A	GP0X	0
N/A	GP0Y	0
N/A	GP0Z	0
N/A	GP0A	0
N/A	GP0B	0
N/A	GP0C	0
N/A	GP0D	0
N/A	GP0E	0
N/A	GP0F	


















teknisi-indonesia




20171228 Kevin add R0501 & R0502 and set RN0503 & Q0501 as unstuff



BOM





XDP TCLK CPL

XDP TCK -ITAGX

XDP TDO CPU

+VCCSTG

XDP TDI CPU

PCH JTAG TDI

XDP TDO CPU

PCH JTAG TDC


XDP TCLK CPU

XDP TMS CPU

PCH JTAG TMS


XDP TRST CPU#


PCH TRST#





[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)

BOM

		Project Name <b>X507UA/UV</b>		Rev <b>R1.0</b>
<b>Title :</b> <b>CPU_MISC,JTAG,CLK</b>				
Size <b>B</b>	<b>Dept.: ASUS&amp;K COMPUTER INC. Engineer: Bull Tsai</b>			
Date: Friday, April 13, 2018		Sheet	8	of 102



20171228 Kevin add X0901 and related component to support U42 CPU  
20180104 Kevin change X0901 PN for system notice




	1	0	NOTE
CFG0	NO STALL	STALL	STALL RESET SEQUENCE AFTER PCU PLL LOCK UNTIL DE-ASSERTED
CFG4	DISABLE	ENABLE	eDP ENABLE

BOM


ASUS		Project Name	Rev
X507UA/UV			R1.0
Title : CPU_CFG.RSVD			
Size	Dept.:	ASUSTek COMPUTER INC.	Engineer: Bull Tsai
Custom	Date:	Friday, April 13, 2018	Sheet 9 of 102

# CPU - VCC DECAPS- Underneath the package




2018/01/03 Kevin Del for placement space  
C1034  
C1049  
C1046  
C1062  
C1068  
C1065  
C1044  
C1063  
C1031  
C1045  
C1048  
C1030

## CPU - VCC DECAPS- Place close to the package




BOM






'EVENT\_N': INDICATES THERMAL EVENT ON DIMM.  
NON-ECC DIMM: NOT CONNECTED

EVENT# ON ECC DIMM: KEEP A PULL UP IF NO PIN IN PCH



www.teknisi-indonesia.com







'EVENT\_N' : INDICATES THERMAL EVENT ON DIMM.  
NON-ECC DIMM: NOT CONNECTED

EVENT# ON ECC DIMM: KEEP A PULL UP IF NO PIN IN PCH

12002-00082500



<Variant Name>

Project Name  
**ASUS** X507UA/UV

Title: **DDR4\_SO-DIMM\_1**

Size: **C** Dept.: **Engineer: Bull Tsai**

Date: Friday, April 13, 2018 Sheet 17 of 102

Figure 4-51. SKL U DDR4/-RS x8 Devices Memory Down VREF-CA Overview








Figure 4-49. SKL U DDR4/-RS SODIMM VREF-CA Overview




All Vref trace must be 20 mils width










BOM

		Project Name	Rev
		<b>X507UA/UV</b>	R1.0
Title : <b>CPU_PCH_CSI2,EMMC</b>			
Size B	Dept.:	ASUSTeK COMPUTER INC.	Engineer: <b>Bull Tsai</b>
Date: Friday, April 13, 2018	Sheet	20	of 102



## RN2201 near PCH











# teknisi-indonesia

PCI-E* X1	PCIe USAGE DEFAULT/OPTION	Co-lay	Clock
PCIe 1	DGPU		Port0
PCIe 2	DGPU		
PCIe 3	DGPU		
PCIe 4	DGPU		
PCIe 5			Port5
PCIe 6	WLAN		
PCIe 7/SATA 0	HDD		
PCIe 8/SATA 1A			Port2
PCIe 9	SSD		
PCIe 10	SSD		
PCIe 11/SATA 1B			
PCIe 12/SATA 2	SSD		



SATA PORT	SATA USAGE DEFAULT/OPTION
PORT 0	HDD
PORT 1	N/A
PORT 2	SSD
PORT 3	N/A

Figure 11-1. High Speed I/O (HSIO) Lane Multiplexing in SKL U







**Kabylake +3VA\_RTC MAX:3.2V min:3.0V 0512**



**20171228 Kevin change U22/U42 24MHz greenclodk due to layout space**






**20171228 Design Note: R2433 & R2434 pin1 co-lay**








BOM


<b>ASUS</b>		Project Name	Rev
Title :		CPU_PCH_CLOCK_SIGNALS_RTC	R1.0
Size	Dept.:	ASUSTek COMPUTER INC. Engineer:	Bull Tsai
C	Date: Friday April 13, 2018	Sheet	24 of 102



2017/05/12 remove R2505 ,power sequence will be check



[illegible]





The schematic diagram shows a battery charger circuit. It starts with a +3V5US input connected to a 3VA output. A 0.01mF capacitor (R2809) is connected between the input and the output. The output is connected to the D2801 battery charger IC. The IC has a pin 1 connected to ground, a pin 2 connected to the output, and a pin 3 connected to a +3V5US\_SPH input. A 0.01mF capacitor (R2811) is connected between the output and the +3V5US\_SPH input. The circuit is powered by a 20160218 X541UV D2801unetuff R2811 stuff for cost.

## 2nd PCH SPI


2nd : 05006-00012700 GIGADEVICE  
 X540LJ/LA add  
 X541DV/70a add 20160223  
 X540UPR BOM change\_20170419  
 N: 05006-00013600  
 05006-00013400  
 05006-00012700

20170505 X540UPR2 BOM  
 M: 05006-00012700  
 05006-00013700  
 05006-00013600




## LPC Debug Port


```
20151225
12G183301208-->12018-00102700
更換Debug port 模式 FFC 正/正
```



Silego Green CLK



\_\_\_\_\_ EC Require



20 Kevín del RN3002



TP\_DAT  
TP\_CLK

RN3004A  
RN3004B

1 2 3 4

4.7KOhm  
4.7KOhm

+5V  
+3V





## 1220 Kevin del R3021/R3022/R3010



ITE Version	ASUS P/N
T8995E-128/DX	06037-00050700

## 17 Update



PM\_SYSPWROK

C3023  
0.1uF/6.3V

PM\_PWROK

C3024  
0.1uF/6.3V

DPWROK\_EC

C3025  
1000PF/50V

ALL\_SYSTEM\_PWROG


C3026  
0.1uF/6.3V

3VSUS\_PWROG

C3027  
1000PF/50V


[illegible]

## Internal Keyboard




2017/05/16 modify PN to 12018-00200500

Touch PAD




www.teknisi-indonesia.com


Fingerprint



## Thermal Policy



**battery embedded (press pwr\_sw 10sec, then reset ec )**





# Universal Jack (Normal open type)

R1.3, Item 12.  
Add 4 pole headset jack normal  
open type for project demand.

R1.4, Item 13.  
Recommend the HP damping resistance 56 ohm for CB certification.  
Depend on your project, you can change the resistance value to meet CB certification  
(under 150mW), best choice is between 140mW-150mW section.

Global Headset  
Normal Open  
Supported iPhone/Nokia headset, headphone



## CITA: 國際標準



Apple iPhone/HTC/小米的 Phone Jack 定義:

Apple	iPad (Stereo)	iPod (Stereo)	iPhone (Mic)	iPod (AV)
1. Tip	Left channel	Left channel	Left channel	Left channel
2. Ring1	Right channel	Right channel	Right channel	Right channel
3. Ring2	-	-	Ground	Ground
4. Sleeve	Ground	Ground	Mic	Video

## OMTP: 國家標準


Nokia Type 的 Phone Jack 定義:

Standard	Mono	Stereo	Stereo + Mic	Audio + Video
1. Tip	Left channel	Left channel	Left channel	Left channel
2. Ring1	-	Right channel	Right channel	Video
3. Ring2	-	-	Mic	Ground
4. Sleeve	Ground	Ground	Ground	Right channel




## 耳機pop noise mute線路

### MUTE CONTROL



## MUTE CONTROL




BOM

Project Name		Rev
ASUS X507UA/UV		R1.0
Title : IO Board-Audio Jack		
Dept:	ASUSTek COMPUTER INC. Engineer:	Bull Tsai
Date: Friday, April 13, 2018	Sheet	37 of 102


20160530  
1. Del R3833 & Add D3801  
2. AUD\_DVDD\_IO--->AUD\_DVDD

MUTE CONTROL

20151216  
HDA\_RST#\_SSP\_MCLK 由PCH 發出 (主要控制訊號)  
OP\_SD 由 EC發出 (For project)



Trace width for  
H\_SPKL+ O/H SPKL- O/H SPKR+ O/H SPKR- OSpeaker  
Speaker : 4 ohm : 40mil ; 8 ohm : 20mil





20170505 不需3W Speaker 改成 short lane

BOM

ASUS		Project Name	Rev
X507UA/UV			R1.0
Title : HDD Board-Speaker			
Size	Dept.:	ASUSTeK COMPUTER INC.	Engineer: Bull Tsai
C			
Date: Friday, April 13, 2018	Sheet	38	of 102

### 3.3V POWER SD CARD POWER




PIN	SD mode
#1	DAT2
#2	DAT3/CD
#3	CMD
#4	V <sub>DD</sub>
#5	CLK
#6	V <sub>SS</sub>
#7	DAT0
#8	DAT1
CD	CARD DETECT





# HDMI type-A

Close to CONNECTOR

Near CON J4801




X507 modify




www.teknisi-indonesia.com

HDMI CON. 換Connector




對Pin Define

20150707 EMI預留



UX303 1016 SWAP




BOM

ASUS		Project Name	Rev
X507UA/UV			
Title : HDMI-type D		Engineer:	Bull Tsai
Size	Dept.:	ASUSTek COMPUTER INC.	
C			
Date:	Friday, April 13, 2018	Sheet	48 of 102



# eDP (LVDS) Panel

## LCD +3VS\_LCD Power





X507 remove Q4501 /R4511/R4501/C4503  
 2018/01/02 Q4501 2018/01/02 Q4501 2018/01/02 Q4501  
 2018/01/02 Q4501 2018/01/02 Q4501 2018/01/02 Q4501  
 2018/01/02 Q4501 2018/01/02 Q4501 2018/01/02 Q4501


## CHECK RPD WITH P20



## 20151211 X5410V CAMERA AMIC 走線一掃





## LCD Backlight Ctrl



## eDP Panel differential signals




## X507 after SR modify to Shortland




20160316 換回X540LJ  
 20160701 LBS換Footprint


## USB3.0\_Port 0



X507U8R ER Change C5238 package for placement



2018/01/09 delete CE5202 for layout




USB2.0\_Port 2


X540UJ DEL




20170505 X540UPR2 Add USB2.0




2018/01/09 delete CE5231 for layout



## USB3.0 ESD-Protection




## USB 2.0 ESD-Protection




X540UPR merge 2 USB port to 1ESD component\_20170331




0520-11 Dean Merge BOM L3000 L5301 L2603 L2604 L2707  
=> 1200BM/2A 09G013120802




0309-11 Dean cost check keypart list上的WLAN均無+1.5V的需求  
=> unstuff C5304, C5305



2017/05/11 Modify R5309 to Shortland SL5309




FOR EMI



2017/05/11 BT/WLAN ON OFF Follow X452UQ PR


<Variant Name>

CPU Thermal Sensor



2018/01/15 U5001 change 06023-00330000 for BOM Builder System

DC FAN Control



20160316 换回X540LJ

5.3 Address Setting  
NCT7717U I2C/SMBus address is 1001000xb (x is R/W bit).

5.6 ALERT# point hardware power-on setting (TBD)  
The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin :



PULL-UP RESISTOR		TEMPERATURE (℃)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110

Route CPU\_THRM\_DA , CPU\_THRM\_DC and on the same layer


-----OTHER SIGNALS  
10 mils  
=====GND  
10 mils  
=====H\_THERMDA(10 mils)  
10 mils  
=====H\_THERMDC(10 mils)  
10 mils  
=====GND  
10 mils  
-----OTHER SIGNALS  
Avoid FSB,Power

## MOAT


20160505 Cost down





## MOAT



teknisi-indonesia





20160104 X5410V C3613, C3626 unstuff




2017/05/11 remove C3605/C0603 /C3606/3602


For GND Via



## Detection




## Grounding circuit for combo jack SLEEVE pin



To solve the background noise while combojack connecting to an active speakers and system entry into S3/S4/S5 without analog power

TO INTERNAL MIC (Port C)



Change R3619 to short land (SL3607)

BOM

Project Name: X5070A/UV


Title: HDD Board-AUD-ALC3236

Dept: ASUS/TAI COMPUTER INC. Engineer: Bull Tsai



Date: Friday, April 13, 2018

Sheet 36 of 102

## SSD CONN.



6/8 Jacky add 0.1UF for ESC



#### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA

The following table summarizes the AC capabilities of the various models:

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/SCSI\* multibooted ports.

**Notes:**

When SATA and PCIe\* are mixed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

Table 36-7. SATA / PCI Express® Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2/ SATA	PCI Express® Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>1</sup>








POWER LED



LED indicator  
Charger LED




CAP Lock LED


WIRELESS/ BT LED

HALL SENSOR  
06033-00140000

current: 1m




JDEBUGSW5901













<Variant Name>

		Title : 59_Power & WIFI & CAP LED	
ASUSTek COMPUTER INC. NB8		Engineer: Bull Tsai	
Size B	Project Name	X507UA/UV	Rev R1.0
Date: Friday, April 13, 2018	Sheet 59	of 102	




Battery Connector






modify C6502 to 0 Ohm for BAT\_EN# always low




<Variant Name>



12018-00072600





## USB2.0\_Port 4






## HOLE



## USB2.0 CONN




BOM




BOM

Project Name		Rev
ASUS X507UA/UV		R1.0
Title : B TO B CONNECTOR		
Size	Dept.:	Engineer:
B	ASUSTek COMPUTER INC.	Bull Tsai
Date: Friday, April 13, 2018	Sheet	68 of 102




EMI AC\_BAT\_SYS CAP



EMI CAP



DDR4 CAPs







**BOM Mount: 02004-00300400**







Table 7-4. GDDR5 Mode H Mapping

GB2-64, GB2B-64, GB4B-128	Channel 0 0..31	GB2-64, GB2B-64, GB4B-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*
<b>GB2-64, GB2B-64, GB4B-128</b>	<b>Channel 0 &amp; 1</b>		
CMD32	Not used		
CMD33 <sup>1</sup>	Not used		
CMD34	DEBUG0 <sup>2</sup>		
CMD35	DEBUG1 <sup>2</sup>		
<b>Notes:</b>			
1. Not available in GB2-64 and GB2B-64 packages.			
2. GPU debug pins; not connected to DRAM. See section 7.1.13.			





## Add for FDDR5





<Variant Name>




U7001G




CRT








## dGPU IO Power Sequence



```
20151127 X541UV EDL ON Board DIMM use DDR4(1.2V)
1.35VGS modify FBVDDQ
```

### KBLAKE IMVP8 (1) Power [For U22 CPU]





## +1.8VSUS [For PCH]









# +3VA\_DSW / +5VSUS [System Power]



Adaptor Mode (IMVP8)		S0	CS	S3	DS3	S4	S5	S5 with USB Charger+
PS_ON	1	-	1	-	1	-	-	1
3VADSW_ON	1	-	1	-	1	-	-	1
3VSUS_ON	1	-	1	-	0	-	-	0
5VSUS_ON	1	-	1	-	1	-	-	1
1.35V_ON	1	-	1	-	0	-	-	0
SUSC_EC#	1	-	1	-	0	-	-	0
SUSB_EC#	1	-	0	-	0	-	-	0

Battery Mode (IMVP8)		S0	CS	S3	DS3	S4	S5	S5 with USB Charger+
PS_ON	1	-	-	1	0	0	-	1
3VADSW_ON	1	-	-	1	0	0	-	0
3VSUS_ON	1	-	-	0	0	0	-	0
5VSUS_ON	1	-	-	1	0	0	-	1
1.35V_ON	1	-	-	1	0	0	-	0
SUSC_EC#	1	-	-	0	0	0	-	0
SUSB_EC#	1	-	-	0	0	0	-	0




BOM		Project Name		Rev
		X507UBR		R1.0
Title : PW_+3VA_DSW/+5VSUS				
Size Custom	Dept.: NB Power Team		Engineer: SS	
Date: Friday, April 13, 2018			Sheet	87 of 102




Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
RR0001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
RR0002	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k

Address	Gx00	Gx01	Gx02	Gx03	Gx04	Gx05	Gx06
R/W	W	W	W	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 5 = 0 bit 4 = 0 bit 6 = 0 When ALERT# assert

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9008	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
PR9009	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k

[illegible]



S3 And S5 Truth Table


State	Pin7(S3)	Pin8(S5)	VDDQ	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	OFF(Hi-Z)
S4/S5	0	0	OFF (Discharge)	OFF (Discharge)	OFF (Discharge)

+FBVDDQ  
[For FRAM]

I<sub>max</sub> = 12A

OCP = 13A


+FBVDDQ



PT9301\* 請放置 PU9301旁,並請放置Trace上!



<Variant Name>




## GDDR5 X32

Table 7-4. GDDR5 Mode H Mapping

GB2-64, GB2B-64, GB4B-128	Channel 0 0..31	GB2-64, GB2B-64, GB4B-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	AB*	CMD24	AB*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*
GB2-64, GB2B-64, GB4B-128	Channel 0 64..127	GB2-64, GB2B-64, GB4B-128	Channel 1 128..191
CMD32	100	CMD33	100
CMD34	DEBUG0	CMD35	DEBUG1

Notes:  
1. Not available in GB2-64 and GB2B-64 packages.  
2. GPU debug pins, not connected to DRAM. See section 7.1.13.



## 7.1.12.1 VREF-D

VREF-D pins can be left floating.

## 7.1.12.2 VREF-C

VREF-C connections for the x16 mode are shown in Figure 7-8.

Table 7-14. VREF Configuration

Configuration	Requirement	Notes
x32	Share one Vref-C circuit for two memory parts.	GDDR5 DRAMs have internal VREF for DO, WE, EDC (VREF-D). Command Address VREF (VREF-C) needs to be externally supplied since DRAMs do NOT internally generate VREF for these signals.
x16	Share one VREF-C circuit for four memory parts.	







Figure 7-8. VREF-C Connections for x16 Mode



## 5.1 GDDR5 SGRAM 170ball BGA Ball-out MF=0



## 5.2 GDDR5 SGRAM 170ball BGA Ball-out MF=1



## Signal Assignment in MF=0 and MF=1

### Mirror Function Signal Mapping Columns 1 to 3

Pin	MF=0	MF=1	Pin	MF=0	MF=1	Pin	MF=0	MF=1	Pin	MF=0	MF=1
A1	VSSQ	A0	DO1	DO2B	A3	VSSQ	A4	DO9	DO4	A5	NC
B1	VDDQ	B0	DO2	DO27	B3	VSSQ	B4	DO2	DO2B	B5	VSS
C1	VSSQ	C0	EDOB	EDOB	C3	VSSQ	C4	VSSQ	CS	C5	VDD
D1	VDDQ	D0	DBE0	DBE0	D3	VDDQ	D4	WCK01	WCK23	D5	WCK01
E1	VSSQ	E0	DO5	DO29	E3	VSSQ	E4	DO4	DO2B	E5	VDDQ
F1	VDDQ	F0	DO7	DO31	F3	VDDQ	F4	VDD	DO8	F5	VSS
G1	VDD	G0	DO9	DO3	G3	RAS	CAS	DO	DO8	G5	VSSQ
H1	VSS	H2	VSSQ	H3	VSSQ	H4	A10A0	A0A7	H5	A0A1	A10A6
J1	MF	J0	RESET	J3	DOE	J4	J0	J5	A10A13	J6	A10A13
K1	VSS	K2	VSSQ	K3	VSSQ	K4	A0A7	A10A0	K5	A10A6	A0A1
L1	VDD	L2	VSSQ	L3	CAS	RAS	L4	VDD	VDD	L5	VSS
M1	VDDQ	M0	DO1	DO7	M3	VDDQ	M4	DO20	DO8	M5	VSSQ
N1	VSSQ	N2	DO29	DO9	N3	VSSQ	N4	DO2B	DO4	N5	VDDQ
P1	VDDQ	P0	DBE0	DBE0	P3	VDDQ	P4	WCK03	WCK01	P5	WCK03
R1	VSSQ	R2	EDOB	EDOB	R3	VSSQ	R4	VSSQ	RS	VDD	VDD
T1	VDDQ	T2	DO27	DO3	T3	VDDQ	T4	DO2B	DO27	T5	VSS
U1	VSSQ	U0	DO25	DO1	U3	VSSQ	U4	DO24	DO9	U5	NC

### Mirror Function Signal Mapping Columns 16 to 18

Pin	MF=0	MF=1	Pin	MF=0	MF=1	Pin	MF=0	MF=1	Pin	MF=0	MF=1
A19	VREFD	A18	DO8	DO16	A12	VSSQ	A13	DO9	DO17	A14	VSSQ
B19	VSS	B18	DO10	DO18	B12	VDDQ	B13	DO11	DO19	B14	VDDQ
C19	VDD	C18	VSSQ	C12	VSSQ	C13	EDOB	EDOB	C14	VSSQ	
D19	VSS	D18	VDD	D12	VDDQ	D13	DBE0	DBE0	D14	VDDQ	
E19	VDDQ	E18	DO12	DO20	E12	VSSQ	E13	DO13	DO21	E14	VSSQ
F19	VSSQ	F18	DO14	DO22	F12	VSSQ	F13	DO15	DO23	F14	VDDQ
G19	VSS	G18	VDD	G12	CS	WE	G13	VDDQ	G14	VDD	
H19	BA1A3	BA1A1	H11	BA1A2	BA1A4	H12	VSSQ	H13	VSSQ	H14	VSS
J19	DO8	J18	DO	J12	DO	J13	DO	J14	VREFD	J15	DO
K19	BA1A3	BA1A1	K11	BA1A2	BA1A4	K12	VDDQ	K13	VSSQ	K14	VSS
L19	VSS	L18	VDD	L12	WE	CS	L13	VDDQ	L14	VDD	
M19	VSSQ	M18	DO22	DO14	M12	VDDQ	M13	DO23	DO15	M14	VDDQ
N19	VDDQ	N18	DO20	DO12	N12	VSSQ	N13	DO21	DO13	N14	VSSQ
P19	VSS	P18	VDD	P12	DBE0	DBE0	P13	DO21	DO13	P14	VDDQ
R19	VDD	R18	VSSQ	R12	VSSQ	R13	EDOB	EDOB	R14	VSSQ	
T19	VSS	T18	DO16	DO10	T12	VDDQ	T13	DO19	DO11	T14	VDDQ
U19	VREFD	U18	DO18	DO8	U12	VSSQ	U13	DO17	DO9	U14	VSSQ

Strapping				
Strap Pin Name	Logical Strapping Bit 0	Logical Strapping Bit 1	Logical Strapping Bit 2	Logical Strapping Bit 3
ROM_SCL	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
ROM_LSI	RAM_CFG[1]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_CS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AGN and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AGN and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				

**15.5.13 SORx\_EXPOSED Straps**  
 SORx\_EXPOSED is used to define audio capability on each digital display link.  
 Display links with audio capability should have the corresponding SORx\_EXPOSED bit set to one. These include links used for HDMI, DisplayPort, and DVI ports that can be used with a DMS-to-HDMI dongle or routed to the HDMI on DisplayPort connector on a docking station.  
 Display links with no audio capability should have the corresponding SORx\_EXPOSED bit set to 0. These include LVDS, eDP, or untested links.  
 Table 15-15 shows the correlation between display configurations and the SORx\_EXPOSED strap settings.

Table 15-15. SORx\_EXPOSED - Display Link to Usage Bit Mapping

Strapping Mode	Strap Pin	Strap Pin	Strap Pin	Strap Pin	Strap Pin
LVDS Mode A/B	STRAP0	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
	STRAP1	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
	STRAP2	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
	STRAP3	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
LVDS Mode D/F	STRAP0	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
	STRAP1	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
	STRAP2	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED
	STRAP3	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED	SORx_EXPOSED

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

**15.5.14 DEVID\_SEL Strap**  
 This strap selects the pre-programmed Device ID inside the NVIDIA GPU, replacing the PCL3070 strap. This strap only exists in the G82B-64, G82B-128, and G82B-256 package GPUs. Set this strap to 0 by default. Please refer to the latest GPU specific Platform Update Notification document for the latest configuration.

**15.5.15 PCIE\_CFG Strap**  
 This strap selects the pre-programmed PCIe settings inside the NVIDIA GPU, replacing SORx\_PCIE. This strap only exists in the G82B-64, G82B-128, and G82B-256 package GPUs. Set this strap to 0 by default. Please refer to the latest GPU specific Platform Update Notification document for the latest configuration.

**15.5.16 SMB\_ALT\_ADDR Strap**  
 This strap is used to configure the address of the PC slave device on the GPU's ICS settings.

**Table 15-8. ICS Slave Address**

SMB_ALT_ADDR	Description
0	BIOS (default)
1	PCIe (pass GPU image)

**15.5.5 VGA\_DEVICE Strap**  
 The VGA\_DEVICE strap is used to identify the device type (e.g. dual output GPU) within the PCI configuration space. Set ID Acceleration Device (e.g. GPU) as Cynapse configuration or standard GPU as 0x0 configuration.


**Table 15-7. VGA\_DEVICE Settings**

VGA_DEVICE	Description
0	Non-Primary ID Acceleration Device (e.g. GPU)
1	Primary Device or Acceleration Device (e.g. GPU)

**Table 15-1. Device Specific Strap Mode Selection**

STRAP0, STRAP1, STRAP2	Keep foot print for pull-up to 3V3_AGN and pull-down to GND. Stuff 49.9 kΩ to GND.
------------------------	--

GPU (for X507UV)	920MX(N16V-GMR1)	02004-00430400	C.S N16V-GMR1-S-A2 FCBGA595	NVIDIA G82B-64 GM108-626-A2	STRAP	R7516	R7519
VRAM	256*32*2pcs	03008-00050000	GDDR5 256*32 5.0 1.35V FBGA170	SAMSUNG/K4G80325FB-HC28	0X0	NC	4.99K
		03008-00050400	GDDR5 256M*32 6.0 1.5V FBGA170	MICRON/MT51J256M32HF-70A	0X1	NC	10K




For GC6 20

VG BOM 帶入主料時記得要加2nd Source


4.99K = 10G212499114010  
 10K = 10G212100214010  
 15K = 10G212150214030  
 20K = 10G212200214030  
 24.9K = 10G21249214010  
 30.1K = 10G212301214010  
 34.8K = 10G212348214010  
 45.3K = 10G212453214010  
 49.9K = 10G212499214010

Xtal











www.teknisi-indonesia.com

## Skylake IMVP8 Power (2) [For CPU]







# Load Switch










		Project Name		New	
<b>Title :</b> <b>System History</b>		<b>X507UA/UV</b>			
<b>Site</b> <b>ID</b>		<b>Dept.:</b> <b>ASUSTek COMPUTER INC.</b>		<b>Engineer:</b>	
<b>Date:</b> <b>Friday, April 13, 2018</b>		<b>Sheet:</b> <b>102</b>		<b>of 102</b>	


Table 4-2. System Memory Interface Guideline Terminology and Descriptions

SKL Processor and Memory Type	SKL H			
	DDR4/-RS SO-DIMM+ECC	DDR4/-RS SO-DIMM no ECC	DDR4/-RS Memory Down	LPDDR3 Memory Down
Signal Group Details				
Clock (CLK)	CKN[3:0], CKP[3:0]	CKN[3:0], CKP[3:0]	CKN[1:0], CKP[1:0]	CKP[1:0], CKN[1:0]
Control (CTRL)	CS#[3:0], ODT[3:0]	CS#[3:0], ODT[3:0]	CS#[1:0], ODT[1:0]	CS#[1:0], ODT[0]
Clock Enable (CKE)	CKE[3:0]	CKE[3:0]	CKE[1:0]	CKE[3:0]
Command (CMD)	MA[16:0], BG[1:0], BA[1:0], ACT#, PAR	MA[16:0], BG[1:0], BA[1:0],ACT#, PAR	MA[16:0], BG[1:0], BA[1:0], ACT#, PAR	CAA[9:0], CAB[9:0]
Strobe	DQSP[7:0], DQSN[7:0]	DQSP[7:0], DQSN[7:0]	DQSP[7:0], DQSN[7:0]	DQS[7:0], DQS#[7:0]
ECC strobe	DQSP[8], DQSN[8]	N/A	N/A	N/A
Data	DQ[63:0]	DQ[63:0]	DQ[63:0]	DQ[63:0]
ECC Data	DQ[71:64]	N/A	N/A	N/A
Alert	ALERT#	ALERT#	ALERT#	N/A
Reset	DRAM_RESET#	DRAM_RESET#	DRAM_RESET#	N/A
RCOMP	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]


<Variant Name>

		Title : DDR4_TERMINATION_A	
		Engineer: Bull Tsai	
Size C	Project Name X507UA/UV		Rev R1.0
Date: Friday, April 13, 2018		Sheet 13	of 102

BOM


		Project Name	Rev
		X507UA/UV	R1.0
Title : LVDS CONNECTOR			
Size	Dept.: ASUSTek COMPUTER INC. Engineer: Bull Tsai		
C			
Date: Friday, April 13, 2018	Sheet	46	of 102

BOM

		Project Name	Rev
Title : CPU_XDP		X507UA/UV	R1.0
Size	Dept.: ASUSTek COMPUTER INC. Engineer: Bull Tsai		
C	Date: Friday, April 13, 2018		
		Sheet	7 of 102




BOM


		Project Name	Rev
		<b>X507UA/UV</b>	R1.0
Title : <b>DEBUG PORT</b>			
Size	Dept.: <b>ASUSTeK COMPUTER INC.</b> Engineer: <b>Bull Tsai</b>		
<b>A</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet <b>44</b> of <b>102</b>


www.teknisi-indonesia.com


<Variant Name>


		Title : DDR4_ON-BOARD_A_L32	
Engineer: Bull Tsai			
Size C	Project Name X507UA/UV		Rev R1.0
Date: Friday, April 13, 2018		Sheet 14 of 102	


<Variant Name>


		<b>Title :</b> <b>DDR4_ON-BOARD_A_H32</b>	
		<b>Engineer:</b> <b>Bull Tsai</b>	
Size	Project Name		Rev
<b>C</b>	<b>X507UA/UV</b>		<b>R1.0</b>
Date: <b>Friday, April 13, 2018</b>		Sheet <b>15</b> of <b>102</b>	

		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title :				
Size				
D	Dept.: ASUSTeK COMPUTER INC. Engineer: Bull Tsai			
Date: Friday, April 13, 2018			Sheet	11 of 102


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title :				
Size	Dept.: ASUSTeK COMPUTER INC. Engineer:			
C				
Date: Friday, April 13, 2018			Sheet	12 of 102


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title :				
Size				
C	Dept.: ASUSTeK COMPUTER INC. Engineer: Bull Tsai			
Date: Friday, April 13, 2018			Sheet	19 of 102


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
<b>Title :</b> <b>RTL8402 (LAN+CR)</b>				
Size D	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Bull Tsai</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	33      of      102


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
<b>Title :</b> <b>RTL8402_RJ45</b>				
Size  C	<b>Dept.:</b> ASUSTeK COMPUTER INC. <b>Engineer:</b> <b>Bull Tsai</b>			
Date:   Friday, April 13, 2018			Sheet	34           of       102





		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title :				
Size				
C	Dept.:	ASUSTeK COMPUTER INC.	Engineer:	Bull Tsai
Date: Friday, April 13, 2018			Sheet	35 of 102


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
<b>Title :</b> <b>HDD Board_HDD Conn_FPC</b>				
Size				
C	<b>Dept.:</b>	ASUSTeK COMPUTER INC.	<b>Engineer:</b>	<b>Bull Tsai</b>
Date: Friday, April 13, 2018			Sheet	39 of 102


		Project Name		Rev	
		<b>X507UA/UV</b>		R1.0	
<b>Title :</b> <b>SDIO_CR</b>					
Size  A		<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Bull Tsai</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet <b>40</b> of <b>102</b>		

		Project Name		Rev
		<b>X540UVK</b>		R1.0
<b>Title :</b> <b>POWER_+VGFX_CORE</b>				
Size Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Andy</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	96            of            102


		Project Name		Rev
		<b>X540UVK</b>		R1.0
<b>Title :</b> <b>POWER_+VGFX_CORE</b>				
Size Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Andy</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet <b>97</b>	of <b>102</b>


		Project Name		Rev
		<b>X540UVK</b>		R1.0
<b>Title :</b> <b>POWER_+VGFX_CORE</b>				
Size Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Andy</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>98</b> of <b>102</b>


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title : <b>CB-****</b>				
Size	Dept.: <b>ASUSTeK COMPUTER INC.</b> Engineer: <b>Bull Tsai</b>			
C				
Date: <b>Friday, April 13, 2018</b>			Sheet	41      of      102

		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title : <b>CB-****</b>				
Size	Dept.: <b>ASUSTeK COMPUTER INC.</b> Engineer: <b>Bull Tsai</b>			
C				
Date: <b>Friday, April 13, 2018</b>			Sheet	43      of      102



		Project Name		Rev	
		<b>X507UA/UV</b>		R1.0	
<b>Title :</b> CRT D-SUB					
Size D		<b>Dept.:</b> ASUSTeK COMPUTER INC. <b>Engineer:</b> Bull Tsai			
Date: Friday, April 13, 2018			Sheet 47 of 102		

		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title : <b>TV_****</b>				
Size	Dept.: <b>ASUSTeK COMPUTER INC.</b> Engineer: <b>Bull Tsai</b>			
C				
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>49</b> of <b>102</b>

		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
<b>Title :</b> <b>ASM1142_USB3.1_TYPEC</b>				
Size  C	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Bull Tsai</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>54</b> of <b>102</b>



Project Name

**X507UA/UV**

Rev

R1.0

**Title :** **USB 3.1 MB Type-C**

Size

C

**Dept.:**

ASUSTeK COMPUTER INC. NB1

**Engineer:**

**Bull Tsai**


Date: **Friday, April 13, 2018**


Sheet


**55**


of

**102**


		Project Name <b>X507UA/UV</b>	Rev  R1.0
<b>Title :</b> <b>PWR_SW&amp;HALL_SW</b>			
Size  A	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Bull Tsai</b>		
Date: <b>Friday, April 13, 2018</b>		Sheet <b>56</b>	of <b>102</b>


		Project Name		Rev	
		<b>X507UA/UV</b>		R1.0	
<b>Title :</b> <b>Sensors</b>					
Size Custom		<b>Dept.:</b> ASUSTeK COMPUTER INC. <b>Engineer:</b> <b>Bull Tsai</b>			
Date:   Friday, April 13, 2018			Sheet           61           of           102		


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title : ****				
Size C	Dept.: ASUSTeK COMPUTER INC. Engineer: Bull Tsai			
Date: Friday, April 13, 2018			Sheet 62	of 102


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
<b>Title :</b> <b>NFC</b>				
Size Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Bull Tsai</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	63                  of                  102





		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
<b>Title :</b> <b>IO_SATA HDD &amp; SPEAKER</b>				
Size Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Bull Tsai</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>64</b> of <b>102</b>


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
<b>Title :</b> <b>IO_USB*2 &amp; CR &amp; LED</b>				
Size  C	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Bull Tsai</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	67           of       102


		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title : <b>VGA_****</b>				
Size	Dept.: <b>ASUSTeK COMPUTER INC.</b> Engineer: <b>Bull Tsai</b>			
C				
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>78</b> of <b>102</b>

		Project Name		Rev
		<b>X507UA/UV</b>		R1.0
Title : <b>VGA_****</b>				
Size	Dept.: <b>ASUSTeK COMPUTER INC.</b> Engineer: <b>Bull Tsai</b>			
C				
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>79</b> of <b>102</b>


		Project Name		Rev
		X507UBR		R1.0
Title : PW_				
Size Custom	Dept.: NB Power Team		Engineer:	SS
Date: Friday, April 13, 2018			Sheet	82 of 102


		Project Name		Rev
		X507UBR		R1.0
Title : PW_				
Size	Dept.:		Engineer:	
A3	NB Power Team		SS	
Date: Friday, April 13, 2018			Sheet	84 of 102

		Project Name		Rev
		<b>X507UBR</b>		R1.0
<b>Title :</b> <b>PW_</b>				
Size  Custom	<b>Dept.:</b> <b>NB Power Team</b>		<b>Engineer:</b>	<b>SS</b>
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>85</b> of <b>102</b>

		Project Name		Rev
		<b>X507UBR</b>		R1.0
<b>Title :</b> <b>PW_</b>				
Size  Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>SS</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>92</b> of <b>102</b>



		Project Name		Rev
		<b>X540UVK</b>		R1.0
<b>Title :</b> <b>POWER_+VGFX_CORE</b>				
Size Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Andy</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	94     of     102

		Project Name		Rev
		<b>X540UVK</b>		R1.0
<b>Title :</b> <b>POWER_+VGFX_CORE</b>				
Size Custom	<b>Dept.:</b> <b>ASUSTeK COMPUTER INC.</b> <b>Engineer:</b> <b>Andy</b>			
Date: <b>Friday, April 13, 2018</b>			Sheet	<b>95</b> of <b>102</b>